top of page
![](https://static.wixstatic.com/media/24aa47_6d3f317a21c34544a6bc7ee9d44740d7~mv2.png/v1/fill/w_841,h_290,al_c,q_85,usm_0.66_1.00_0.01,enc_auto/24aa47_6d3f317a21c34544a6bc7ee9d44740d7~mv2.png)
Title
A PVT-robust −59-dBc reference spur and 450-fsRMS jitter injection-locked clock multiplier using a voltage-domain period-calibrating loop
Authors
Y. Lee, H. Yoon, M. Kim, and J. Choi
Publication
IEEE Symp. VLSI Circuits Dig., Jun. 2016
Abstract
This paper presents a low-reference-spur and low-jitter injection-locked clock multiplier (ILCM). To secure these performances over PVT variations, we propose the use of a voltage-domain period-calibrating loop (VDPCL) in the ILCM that monitors the intrinsic period of the VCO and stores this information as the charges in a capacitor. By evaluating the voltage of the capacitor, it is possible to correct the free-running frequency of the VCO. By iteratively accumulating charges, the precision of the calibration can be increased. The measured reference spur and RMS jitter were −59 dBc and 450 fs, respectively, and their degradations over the PVT were less than 1.5 dB and 50 fs, respectively.
Comparison table
![](https://static.wixstatic.com/media/24aa47_64d01ca112f74fd7a9dea4a7e8a40b54~mv2.png/v1/fill/w_122,h_72,al_c,q_85,usm_0.66_1.00_0.01,blur_2,enc_auto/24aa47_64d01ca112f74fd7a9dea4a7e8a40b54~mv2.png)
bottom of page